Please enable JavaScript.

Coggle requires JavaScript to display documents.

Systems Architecture - Coggle Diagram

- - - - Coordinates and controls all activities within the CPU, decoding instructions and directing their execution
    - - Part of the CPU responsible for arithmetic and logical operations.
    - - High speed memory built into the CPU
      - Instructions copied here allowing them to be accessed more quickly allowing them to be accessed more quickly, and therefore increasing the speed of the CPU
    - - Small areas of memory within the CPU where data is stored temporarily to avoid the delay in copying to and from main memory
  - - - Retrieves next instruction/data from memory
    - - CU interprets the instruction
    - - Instruction is carried out
    - - Cycle starts again with next instruction
  - - - Contains the address of the next instruction to be fetched from memory.
      - Increments every time a new instruction is fetched.
    - - Contains the address of the instruction currently being read from or written to memory.
    - - Contains the instruction which has just been copied from main memory.
    - - Stores the result of the last operation.