Please enable JavaScript.
Coggle requires JavaScript to display documents.
Global Semiconductor Industry: A Complete Learning Guide, Global…
Global Semiconductor Industry: A Complete Learning Guide
Semiconductor Fundamentals
What is a Semiconductor?
Material with electrical conductivity between a conductor (e.g., copper) and an insulator (e.g., rubber).
Primary Material: Silicon (Si) — Abundant, stable, and cost-effective.
The Core Component: Transistor
The basic on/off switch of modern chips (the world of 0s and 1s).
Moore's Law: The number of transistors on a microchip doubles roughly every 18 to 24 months.
Types of Chips
Logic Chips: The "brains" that process data (e.g., CPUs, GPUs, smartphone processors).
Memory Chips: Store data (e.g., DRAM for temporary workspace, NAND Flash for long-term storage).
Analog Chips: Process real-world signals like light, sound, and power (e.g., power management ICs, sensors).
Microcontrollers (MCUs): Single-circuit chips controlling dedicated functions (e.g., in cars, home appliances).
The Semiconductor Supply Chain
Upstream: Chip Design & EDA Tools (Fabless)
EDA Tools: Specialized software used to design complex chips (dominated by Synopsys, Cadence, Siemens EDA).
Silicon IP: Pre-designed, reusable blueprints for chip blocks (e.g., ARM architecture).
Fabless Companies: Firms that design and sell chips but outsource the actual manufacturing (e.g., NVIDIA, Qualcomm, AMD, MediaTek).
Midstream: Wafer Fabrication (Foundry)
Raw Materials: Silicon sand refined into electronic-grade polysilicon, grown into ingots, and sliced into "wafers" (mostly 12-inch/300mm).
Pure-Play Foundries: Dedicated factories that manufacture chips for design companies (e.g., TSMC, UMC, GlobalFoundries).
Capital Equipment: Specialized machinery needed for fabs (e.g., ASML for EUV lithography, Applied Materials, Lam Research).
Downstream: Assembly, Testing & Packaging (OSAT)
Testing: Verifying that the fabricated circuits on the wafer function correctly.
Packaging: Enclosing the fragile silicon die in a protective casing and connecting it to external pins.
Advanced Packaging: Merging multiple chips into one package to boost performance (e.g., 2.5D/3D packaging like TSMC's CoWoS).
Major OSAT Players: ASE Group, Amkor.
Industry Business Models
IDM (Integrated Device Manufacturer)
Companies that handle design, manufacturing, and packaging all under one roof (e.g., Intel, Samsung, Texas Instruments).
Fabless Model
Companies focusing purely on R&D, software, and chip design without the massive overhead of running a factory.
Foundry Model
Pioneered by TSMC founder Morris Chang. Focuses strictly on manufacturing for others, promising never to compete with its own customers.
Core Manufacturing Process
Photolithography
Using light (such as Extreme Ultraviolet / EUV) to project intricate circuit patterns onto a silicon wafer coated with light-sensitive photoresist.
Etching
Using chemical gases or plasma to selectively remove uncovered materials, carving out the microscopic circuit pathways.
Ion Implantation
Bombarding the silicon with specific atoms (like Boron or Phosphorus) to alter its electrical properties and create transistors.
Deposition & Metallization
Depositing ultra-thin layers of insulating materials and metal wires (usually copper) to interconnect billions of transistors.
Geopolitics & Future Trends
Geopolitics & Supply Chain Resilience
Microchips have become vital strategic national assets.
Implementation of global "Chips Acts" (US, EU, etc.) aimed at bringing manufacturing back onshore.
High concentration of advanced nodes (sub-7nm) in Taiwan, making it a critical geopolitical choke point.
AI & High-Performance Computing (HPC)
The massive boom in generative AI drives unprecedented demand for specialized AI accelerators (GPUs and ASICs).
Pushing the Physical Limits
The Angstrom Era: Transitioning past 2nm scales using new architectures like NanoSheet (GAA) transistors.
Silicon Photonics: Using "light" (photons) instead of electricity (electrons) to transfer data, bypassing heat and speed bottlenecks.
Next-Gen Semiconductors: Wide-bandgap materials like Silicon Carbide (SiC) and Gallium Nitride (GaN) for electric vehicles and high-voltage power grids.
Global Semiconductor Industry: A Complete Learning Guide
01 Industry Development History
Timeline Milestones
1947: Invention of the point-contact transistor at Bell Labs by Shockley, Bardeen, and Brattain.
1958: Jack Kilby (TI) and Robert Noyce (Fairchild) independently invent the Integrated Circuit (IC).
1970s-1990s: Rise of personal computing; birth of the Fabless-Foundry model changing the industry's economic fabric.
2020s-Present: The Era of Acceleration — Massive parallel computing demands driven by generative AI models.
Evolution of Moore's Law
Original Premise: Transistor density on an integrated circuit doubles roughly every two years while costs decrease.
Physical Barriers: Quantum tunneling, severe sub-threshold leakage, and extreme heat dissipation limits at sub-nanometer scales.
Economic Scaling Limits: The exponential spike in costs for building new sub-2nm fabrication facilities (Giga-fabs).
The Shift: Moving from "More Moore" (physical shrinking) to "More than Moore" (architectural optimization and heterogeneous system integration).
02 Technical Development History
Transistor Architecture Evolution
Planar MOSFET: The foundational flat layout, phased out below 28nm due to structural current leakage.
FinFET (Fin Field-Effect Transistor): A 3D "fin" design that wrapped the gate on 3 sides; saved scaling from 22nm down to 3nm.
GAA (Gate-All-Around / NanoSheet): Gates wrap around all 4 sides of channel wires; the current standard for sub-2nm nodes allowing higher power efficiency.
Lithography Advancements
DUV (Deep Ultraviolet): Used ArF immersion lasers down to 7nm using complex, costly multi-patterning techniques.
EUV (Extreme Ultraviolet): Uses 13.5nm light wavelength to print incredibly tight nanoscale layouts in a fraction of the steps.
High-NA EUV: Next-gen 0.55 Numerical Aperture systems, deployed to accurately print features for sub-2nm and Angstrom-era nodes.
Memory & Advanced Packaging Breakthroughs
HBM (High Bandwidth Memory): Vertical stacking of DRAM dies using Through-Silicon Vias (TSVs) to shatter memory bandwidth bottlenecks in AI clusters.
Advanced Packaging (Heterogeneous Integration): Combining distinct chiplets (logic, memory, analog) into a single high-performance package.
Industry Standards: CoWoS (Chip-on-Wafer-on-Substrate) and 3D SoIC systems, essential for manufacturing modern AI accelerators.
03 Key Manufacturers and Products
Upstream: Design Software, Materials & Equipment
EDA & IP: Synopsys, Cadence, and Siemens EDA supply software; ARM licenses crucial architectural blueprints.
Core Equipment: ASML holds a total monopoly on EUV scanners; Applied Materials, Lam Research, and Tokyo Electron dominate etching and deposition.
Materials: Shin-Etsu and SUMCO supply high-purity silicon wafers; JSR and Tokyo Ohka Kogyo provide advanced EUV photoresists.
Midstream: Wafer Manufacturing (Foundries & IDMs)
TSMC: The global foundry titan holding a dominant market share in cutting-edge, advanced node fabrication.
Samsung: A powerhouse Integrated Device Manufacturer (IDM) competing in high-end logic foundry services and leading standard DRAM/NAND memory production.
Intel: Transitioning heavily into an IDM 2.0 strategy to offer competitive bleeding-edge foundry services alongside proprietary CPU architectures.
Downstream: IC Design & OSAT
Fabless Giants: Nvidia and AMD design dominant GPU computing architectures; Qualcomm and MediaTek lead mobile system-on-chips (SoCs).
OSAT (Outsourced Semiconductor Assembly and Test): ASE Group, Amkor, and JCET process raw wafers into fully shielded, packaged final products.
04 Comparison of Industries Across Countries
United States
Strengths: Absolute dominance in EDA tools, core silicon IP, and top-tier chip design houses (Nvidia, Apple, Qualcomm).
Policies: Backed by massive subsidies from the CHIPS Act to aggressively bring advanced wafer fabrication back onshore.
Risks: Exceptionally high domestic manufacturing operational costs and a severe shortage of specialized engineering talent.
Taiwan
Strengths: Unparalleled logic foundry ecosystem anchored by TSMC, comprehensive local supply chains, and high-yield manufacturing efficiency.
Policies: Protecting national "silicon shield" technology while selectively expanding external production footprints globally.
Risks: Concentrated geopolitical flashpoint risks, vulnerable to regional natural disasters, and energy/water grid resource constraints.
South Korea & Japan
South Korea: Monopolizes global memory supply (Samsung, SK Hynix), leading the crucial integration of HBM inside AI processors.
Japan: Rebuilding its footprint via state-backed ventures like Rapidus; dominates raw chemicals, specialized silicon wafers, and image sensors (Sony).
China & Europe
China: Rapidly scaling mature legacy node capacities (28nm and above); pushing massive domestic substitution policies to counter Western tech curbs.
Europe: Stronghold for automotive and industrial microcontrollers (Infineon, NXP, STMicroelectronics) and research hubs (IMEC); onshoring advanced fabs via European CHIPS Act.
05 Cross-Industry Impact
Rewiring Industries: AI, Cloud, and Mobility
Artificial Intelligence: Tech giants design custom in-house ASICs alongside massive GPU clusters to power immense data center models.
Electric & Autonomous Vehicles: Traditional mechanical setups replaced by electronic control units; high reliance on SiC/GaN power chips for battery efficiency.
Cloud Computing: Shift toward customized hyperscaler infrastructure to process planetary-scale data loads with minimal power consumption.
Healthcare & Societal Impacts
Healthcare: Silicon chips accelerate DNA sequencing, power edge-AI wearable diagnostics, and enable real-time health monitoring systems.
The Digital Divide: Nations lacking access to reliable semiconductor supply chains risk falling behind in the AI-driven industrial revolution.