Please enable JavaScript.
Coggle requires JavaScript to display documents.
Processor Structure and Function - Coggle Diagram
Processor Structure and Function
Register Organization
Example Microprocessor Register Organizations
User-Visible Registers
Data
Address
General purpose
Condition codes
Control and Status Registers
Program counter (PC)
Instruction register (IR)
Memory address register (MAR)
Memory buffer register (MBR)
Program Status Word
Equal
Carry
Overflow
Interrupt Enable/Disable
Zero
Supervisor
Sign
Instruction Cycle
The Indirect Cycle
Data Flow
Indirect cycle
Interrupt cycle
Fetch cycle
The x86 Processor Family
Register Organization
Types of registers
Instruction pointer
Numeric
Flags
Control
Segment
Status
General
Control and status registers
MMX registers
EFLAGS register
Interrupt Processing
Interrupt vector table
Class 1: Traps on the previous instruction
Class 2: External interrupts
Class 3: Faults from fetching next instruction
Class 4: Faults from decoding the next instruction
Class 5: Faults on executing an instruction
Interrupt handling
Interrupt vector table
Exceptions
Processor-detected exceptions
Programmed exceptions
Interrupts
Nonmaskable interrupts
Maskable interrupts
Processor Organization
Process data
Write data
Fetch data
Interpret instruction
Small internal memory
Fetch instruction
The ARM Processor
Interrupt Processing
Register Organization
General-purpose registers
Program status registers
Processor Organization
Processor Modes
Exception modes
Undefined mode
Fast interrupt mode
Abort mode
Interrupt mode
Supervisor mode