Please enable JavaScript.
Coggle requires JavaScript to display documents.
Processor Structure and Function - Coggle Diagram
Processor Structure and Function
Processor Organization
Processor requirements
Fetch instruction
Interpret instruction
Fetch data
Process data
Write data
Small internal memory
Instruction Cycle
The Indirect Cycle
Data flow
Fetch cycle
Indirect cycle
Interrupt cycle
Instruction Pipelining
Pipelining Strategy
Pipeline Performance
Pipeline Hazards
Resource hazards
Data hazards
Read after write (RAW) / true dependency
Write after read (WAR) / antidependecy
Write after write (WAW) / output dependency
Control hazards / branch hazard
Dealing with branches
Loop buffer
Multiple streams
Prefetch branch target
Branch prediction
Static
Predict never taken
Predict always taken
Predict by opcode
Dynamic
Taken/not taken switch
Branch history table
Delayed branch
Dealing with Branches
Prefetch branch target
Loop buffer
Branch prediction
Delayed branch
Intel 80486 Pipelining
Fetch
Decode stage 1
Decode stage 2
Execute
Write back
The x86 Processor Family
Register Organization
Control and status registers
EFLAGS register
MMX registers
Types of registers
General
Segment
Flags
Instruction pointer
Numeric
Control
Status
Tag word
Interrupt Processing
Interrupts and exceptions
Interrupts
Maskable interrupts
Nonmaskable interrupts
Exceptions
Processor-detected exceptions
Programmed exceptions
Interrupt vector table
Class 1: Traps on the previous instruction
Class 2: External interrupts
Class 3: Faults from fetching next instruction
Class 4: Faults from decoding the next instruction
Class 5: Faults on executing an instruction
Interrupt handling
The ARM Processor
Processor Organization
Processor Modes
Exception modes
Supervisor mode
Abort mode
Undefined mode
Fast interrupt mode
Interrupt mode
Register Organization
General-purpose registers
Program status registers
Interrupt Processing
Register Organization
Control and Status Registers
Program counter (PC)
Instruction register (IR)
Memory address register (MAR)
Memory buffer register (MBR)
User-Visible Registers
General purpose
Data
Address
Condition codes
Example Microprocessor Register Organizations
Program Status Word
Sign
Zero
Carry
Equal
Overflow
Interrupt Enable/Disable
Supervisor