Please enable JavaScript.
Coggle requires JavaScript to display documents.
Parallel Processing Architectures - Coggle Diagram
Parallel Processing Architectures
Multiple Processor Organizations
Types of Parallel Processor Systems
Single instruction, single data (SISD) stream
Single instruction, multiple data (SIMD) stream
Multiple instruction, single data (MISD) stream
Multiple instruction, multiple data (MIMD) stream
Parallel Organizations
SISD
CU = control unit
PU = processing unit
MU = memory unit
IS = instruction
DS = data
SIMD
Tightly Coupled - SMP
MIMD Shared Memory
Tightly Coupled - NUMA
Loosely Coupled - Clusters
MIMD Distributed Memory
Symmetric Multiprocessors
Organization
Time shared or common bus
Multiport memory
Central control unit
Multiprocessor Operating System Design Considerations
A Mainframe SMP
Switched interconnection
Shared L2 caches
Cache Coherence and the Mesi Protocol
Software Solutions
Hardware Solutions
Directory protocols
Write invalidate
Write update
Snoopy protocols
Write invalidate
Modified
Exclusive
Shared
Invalid
Write update
The MESI Protocol
Read miss
Read hit
Write miss
Write hit
L1 - L2 cache consistency
Write back
Write through
Multithreading and Chip Multiprocessors
Implicit and Explicit Multithreading
Example Systems
Pentium 4
IBM Power 5
Approaches to Explicit Multithreading
Scalar variants
Single-threaded scalar
Interleaved multithreaded scalar
Blocked multithreaded scalar
Superscalar variants
Simultaneous (SMT)
Chip multiprocessing
Clusters
Cluster Configurations
Operating System Design Issues
Failure management
Load balancing
Parallelizing computation
Parallelizing compiler
Parallelized application
Parametric computing
Cluster Computer Architecture
Single entry point
Single file hierarchy
Single control point
Single virtual networking
Single memory space
Single job-management system
Single user interface
Single I/O space
Single process space
Checkpointing
Process migration
Blade Servers
Clusters Compared to SMP
Nonuniform Memory Access
Motivation
Organization
NUMA Pros and Cons
Vector Computation
Approaches to Vector Computation
Pipelined ALU
Parallel ALUs
Parallel processors
IBM 3090 Vector Facility
Organizations
Registers
Compound Instructions
The instruction set