Please enable JavaScript.
Coggle requires JavaScript to display documents.
computer science - Coggle Diagram
computer science
secondary memory
02.1.1
CPU(Central Processing Unit)
contains the circuitry necessary to fetch, decode and execute program instructions from and to main memory (RAM)
inside
ALU
does all the artmethic and logical (AND/OR) caculation
MAR
connectes to the address bus
has the address of the instruction to fetch from RAM
MDR
has the data that need ti be stored in RAM
can conect to a cache between CPU and RAM
since RAM is slower than the CPU
data bus
CU
the conductor
I/O controller
conect to the output device, inout device, and storage device
handles the loading of new commands into the CPU and decoding of these commands
directs the data flow and the operation of the ALU
registers
Accumulator
primary memory
connect to the CPU directly
bus
wire
Example
address bus
transfer address
Data bus
links RAM to CPU via MDR
contral bus
links RAM to CPU via CU
Memory bus
links RAM to CPU via MAR
remamber the simplified model
compiter architecture
binary reprsentation