Please enable JavaScript.

Coggle requires JavaScript to display documents.

EC設定 - Coggle Diagram

- - - - ISR1 = Int_SMBUS1
        //[Group] IER1
        define Int_SMBUS1 BIT(2) //[Interrupt] INT10 //[Description] SMBUS B Interrupt
        
        ISR(Interrupt Status Reg)
        INT0~7對應到ISR0的bit0~7
        而INT8~15則對應到ISR1的bit0~7以此類推到ISR21
        所以INT10是對應到ISR1的bit2
        
        可看D:\EC\Code\IT5121_KBL_R_BL20_EC_15\code\chip\chip_chipregs.h
        
        IER(Interrupt Enable Reg)
        對應方式和ISR相同
  - - - example for I2C slave api
        Initialization :
        I2C_Slave_A_OEM_Init((BYTE )0x80800, (BYTE )0x80840, func1, func2, func3 );
        I2C_Slave_B_OEM_Init((BYTE )0x80880, (BYTE )0x808C0, func4, func5, func6 );
        I2C_Slave_Initialization(_I2C_Slave_at_Channel_A, _I2C_Slave_at_Channel_NULL, 0x52, 0x00, 0x00, 0x00);
      - ISR:
        I2C_Slave_A_ISR in Hook_IRQ_INT9_SMBusA
        I2C_Slave_B_ISR in Hook_IRQ_INT10_SMBusB
        Note: INT10對應到ISR1的bit2，因ISR0只有bit1~7對應INT1~7，ISR1的bit0~2就對應到INT8~10
- - - - Register with index 07h to 2Eh
    - - Register with index 30h to F9h
      - UART1
        UART2
        SWUC
        KBC/Mouse
        KBC/Keyboard
        CIR
        SMFI
        RTC
        PM I/F Channel 1~5
        SSPI
        PECI
        
        UART1
        UART2
        SSPI
        CIR
        PECI
        這些是有連接I Bus和EC Bus，可從Host或EC side來access
        由RSTDMMC和AUTOCG來控制從哪邊