Please enable JavaScript.
Coggle requires JavaScript to display documents.
Chapter 1 part two : Cache Memory, Chapter 1 : Part 3 - Understand I/O in…
-
-
-
3) DIRECT MEMORY ACCESS
A) Direct Memory Access
Sometimes,CPU may not be fast enough to keep up with the peripherals.
Direct Memory Access is a method of transferring data between peripherals and memory without using the CPU.
-
DMAC generates address,data and control signals to transfer data between memory and I/O devices.
2)The I/O DMA controller manages the enite transfer (possibly) thousand of bytes in length ),the number of bytes to transfer.
3)When the DMA transfer is complete,the I/O controller interrupts the processors to let it know that the transfer is complete.
1) The processor initiates the DMA transfer by supplying the I/O device address, the operation to be performed, the memory address destination / source, the number of bytes to transfer.
-
For high-bandwidth devices (like disks) interrupt- driven I/O would consume a lot of proccessor cycles.
Cache Memory
As the microprocessor processes data,it looks first in the cache memory and if it finds the data there (from a previous reading of data ),it does not have to do the more-time consuming reading of data from larger memory.
Cache memory is random access memory (RAM) that a computer microprocessor can access more quickly than it can access regular RAM.
The larger the cache, the larger the number of gates involved in addressing the cache.
Mapping functions
-
Because there are fewer cache lines than main memory blocks , AN ALGORITHM IS NEEDED FOR MAPPING MAIN MEMORY BLOCKS INTO CACHE LINES.
-
How it works
-
-
-
4.Send data from RAM ,send it to the CPU.
-
-
-
The CPU looks for data first in the cache,and if the data is not found there,it looks in main memory.
-
-
-
-
DMA- the I/O controller has the ability to transfer data directly to/from the memory without involving the processor.
-