Please enable JavaScript.
Coggle requires JavaScript to display documents.
MICROPROCESSOR - Coggle Diagram
MICROPROCESSOR
Intel 8086 Architecture
Programmers Model
Pin Diagram
Memory segmentation
Banking
Demultiplexing
Functioning in min,max mode
Timing Diagrams in min,max mode
Interrupt structure
CPU Architecture
Pentium Processor
Architecture
Superscalar operation
Pipeline stages
Integer
Floating point
Branch Prediction logic
Cache organization
MESI control
Pentium 4
Comparative study
8086
80386
Pentium 1
Pentium 2
Pentium 3
Net burst micro architecture
Instruction translation look aside buffer
Branch prediction
Hyper threading technology
80386DX Processor
Architecture
Registers
General purpose
EFLAGS
Control
Modes
Real
Virtual 8086
Protected
Memory management in protected mode
Descriptors & Selectors
Descriptor Table
Memory paging mechanism
Memory & Peripherals Interfacing
Memory Interfacing
Ram & ROM Decoding techniques
Partial
Absolute
8255 PPI
Block diagram
CWR
Op modes
Interfacing with 8086
8257 DMAC
Block Diagram
DMA ops
Transfer modes
PIC 8259
Block diagram
Interfacing 8259 in
Single mode
Cascaded mode
Instruction set & Programming
Addressing modes
Instruction set
Data Transfer
String
Logical
Arithmetic
Transfer of control
Process control
Assembler Directive & ALP
Macros Procedure