Please enable JavaScript.
Coggle requires JavaScript to display documents.
Microprocessor - Coggle Diagram
Microprocessor
Intel Microprocessor 8086/8088
Banking in 8086
Demultiplexing
Memory Segmentation
8284 Clock Generator
Architecture
8288 Bus Controller
Modes
Minimum
Maximum
Timing Diagrams For Read and Write
8086 Interrupts
Interrupt Service Routine
Interrupt Vector Table
Types Of Interrupts
Software Interrupts
Type 2 - NMI
Type 3 - Breakpoint Interrupt
Type 1 - Single Step Interrupt
Type 4 - Overflow
Type 0 - Divide By Zero
Hardware Interrupts
Maskable
Non-Maskable
Programmable Interrupt Controller 8259
Servicing of Interrupts by 8086 Microprocessor
Instruction Set and Programming
Assembler Directives
Mixed Language Programming
Instruction Set
Arithmetic Instructions
Transfer of Control Instructions
Logical Instructions
String Instructions
Processor Control Instructions
Data Transfer Instructions
Programming Based on DOS and BIOS Interrupts
Addressing Modes
Memory Addressing Modes
Register Relative Addressing
Based Index Addressing
Register Indirect Addressing
Relative Based Indexed Addressing
Direct Memory Addressing
Immediate Operand Addressing Modes
String Addressing Modes
Register Addressing Modes
I/O Addressing modes
Implied Addressing Modes
Peripherlas and their Interfacing with 8086
8253-PIT
8257-DMAC
8255-PPI
Memory Interfacing
Intel 80386DX Processor
Registers
EFLAGS
Control Registers
General Purpose Register
Modes
Protected Mode
Virtual 8086 Mode
Real Mode
Architecture
Memory Mangement
Memory Management In Protected Mode
Descriptor Table
Memory Paging Mechanism
Descriptors and Selectors
Pentium Processor
Pentium Architecture
Branch Prediction Logic
Cache Organization
Integer and Floating Point Pipeline Stages
MESI Model
Superscalar Operation