Please enable JavaScript.
Coggle requires JavaScript to display documents.
Theory - Coggle Diagram
Theory
Registers
MDR
Memory Data Resisters
CIR
Current Instruction registers
MAR
Memory Address Registers
PC
Program counter
Accumaltor
CISC
Easier to code
Complex design
More instructions
Can take more than 1 FDE to complete an instruction
RISC
Pipelining is possible
Each instruction takes 1 FDE cycle
Each instruction takes 1 FDE cycle to complete
Requires more RAM but RAM is cheap
BUSes
Control bus
Address
Data bus